Abstract-System-on-chip (SoC) architectures are getting communication-bound both from physical wiring and distributed computation point of view. Wiring delays are becoming dominating over gate delays, which favors short links. The larger SoC the more probably the overall computation is heterogeneous and localized rather than evenly balanced over the chip. These two factors motivate Network-on-Chip (NoC) that brings the techniques developed for macro-scale, multi-hop networks into a chip. But due to shrinkage of transistors and integration of billions of transistors in a single chip, has made NoC no longer suitable to cater for high latency and demand of bandwidth in a multicore processor environment. Thus they have introduce HONoC (hybrid optical network on chip) to cater for the high latency and demand in bandwidth. There are many research that focus on the area of architecture, routing algorithm and switching strategies in order to make the communication run optimally in HONoC. The purpose of this paper is to evaluate main problems in HONoC. From the evaluation, three main problems has been identified which are path collisions, low resource usage and high power consumption in HONoC
INTRODUCTION
During the past few decades, technology enabled the aggressive scaling and continuous shrinkage of transistors dimension on modern microchips. This has made the integration of billions of transistors on a single chip available. With such high integration level available, the development of many cores on a single die has become possible. As the number of cores keeps increasing and in order to take advantage of the large number of cores, the employment of efficient and scalable interconnect fabrics has become important. Traditional on chip interconnect scheme such as Point-to-Point, shared bus and crossbar are no longer reliable to provide the necessary communication among the processor cores. Recently Network on Chip (NoC) has been proposed as a potential solution to respond to the high interconnection demands arising in the nanometer era. However traditional electronic interconnects will be insufficient for NoC as the number of multi core processors increased and resulting in high latency and demand for bandwidth. The technology of optics has arisen and optics has been an attractive technology due to its high bandwidth, low error rate and low power consumption; on the other hand, there remain major challenges in building an all-optical system, including the lack of optical random access memory (RAM) and a packet header processing unit in the optical domain. Major challenge of optics is there are no necessary functions for packet switching i.e buffering. To perform buffering we need to have storage elements such as RAM, registers or flipsflops which are not provided in optics technology. For these reasons, a hybrid optical NoC (HONoC) approach which uses both optical interconnection, (OIs) and Electrical interconnections, (EIs) for on-chip network is introduced where we can take advantage of both technology. The OI will be in charge of transmitting high bandwidth data and EI will be used to control the optical network and to exchange short control messages. Since buffering are impossible in OI, the buffering will be used only in path setup phase in EI. The messages will be transmitted without buffering once the path has been acquired. Hence, packet switching cannot be adapt in the OI then we can only use the circuit switching techniques that reserve the entire path before sending the messages. Apparently, the disadvantage of circuit-switching is that it cannot adapt well to dynamic traffic, because the entire bandwidth on the light path is reserved by the sourcedestination pair and cannot be used by others even when there is no traffic between the pair, leading to low resource utilization [5] [3] [6] . Circuit switching also has the problem of frequent path collisions [4] that occur due to the fact that the same path cannot be shared simultaneously between distinct transmissions in the circuit switching network. Both of this problems should be solved to gain the benefits of HONoC.
There are three identified problem of HONoC. The first problem is low resource utilization which happen when circuit switching cannot adapt well in dynamic traffic because the entire bandwidth on the light path is reserved by the sourcedestination pair and cannot be used by others even when there is no traffic between the pair, leading to low resource utilization. The second problem is frequent path collisions that occur due to the fact that the same path cannot be shared simultaneously between distinct transmissions in the circuit switching network. The third problem is energy consumption that happen due to inefficiency of routing algorithm that effects the energy usage in HONoC. Due to mechanism in [1] , the rollback scheme has successfully reduce path collisions in circuit switching but as an effect has added extra energy usage in the HONoC.
To fill the literature gap, the main purpose of this study is to investigate the problems identified by literatures. The problems that are related to HONoC algorithm and architecture will be reviewed. The techniques that are used in the literature paper will be integrated to design new technique that can solved the problems in HONoC.
II. RELATED WORKS

A. Problems in HONoC
There are many works has been done on Network on Chip (NoC) to improve the performance in the traditional interconnection network. Most of the research problem are focus on decreasing the power consumption, increase the resource utilization to increase the throughput and to reduce the path collisions to decrease the latency. The selection of papers are addressing those three problems stated above.
B. Problem on Low Resources Utilization
For table 1, the paper selection are based on solutions to increase the resource utilization. The first paper, Gu [14] has introduced a technique called HTHR that can recycled the link that are failed to be send to the output port. Using this technique the link will not be wasted and can be used again for other resource. The results has shown that it has increase the throughput and decrease the delay but still the weakness it will consume more power.
In [18] , Hui Li has combine the optical circuit switched and optical packet switched technique to cater for both traffic which are best effort and guaranteed service. The combination of both guaranteed traffic and best effort service makes it utilized the resources well and it has proven to increase the throughput and lower the delay but it require complex design for router architecture.
Yaoyao [19] has introduced a technique called QAST that quickly acknowledge and simultaneously teardown a packet according to its TTL. Based on the results, the delay has been reduce for 2.46X compared to electronic torus based NoC and the resources has be used efficiently due to it has a TTL and it will be release once the clock has ended.
Lee [1] has introduced a technique called rollback scheme in his routing algorithm that can rolled back if the port has been blocked, this technique has improve the path collisions problem but introduced more power consumption. 
C. Path Collisions
In Table 2 , the papers discussed are based on solution of path collisions problem. In [20] , Ebrahimi has combine adaptive routing with fuzzy method to avoid congestion in router. The results has shown that it receives more traffic within the same delay but less power consumption due to better traffic distribution over the network. Using fuzzy is good to achieve better traffic and less congestion. Except it used in Noc and it apply fuzzy on the buffer level.
The second paper are wrote by Nedjah [21] that used ant colony method to optimize the chosen route in routing algorithm. The result has shown less in delay compared to deterministic routing algorithm such as XY. And in the third paper, Kirman [3] has been using Genetic Algorithm to optimize the assignment wavelength in optical NoC. The result has shown GA has gain success in optimally map the wavelength assignment and achieve less wavelength collisions which resulted in low latency. 
D. Problem on Power Consumption
In the table 3 below, the papers that has been discussed in the table are the solution for problem to decrease power consumption. Liu [2] has using adaptive routing algorithm and apply it on different topology and get a result that adaptive routing can reduce energy without adding extra latency. Based on Liu discussion the algorithm works well in the large processing cores.
Assad Abbas [17] has done a survey and some experiment to different routing algorithm that can decrease the power consumption and Abbas has concluded that adaptive routing reduce more energy consumption due to its capability to route dynamically. Adaptive characteristics will check the overall network hence it will know the congested area and reduce the power consumption.
Rahmati [5] has introduced TRANC a new deterministic routing algorithm to decrease the power consumption. The TRANC specialty is it can be extended to be adaptive routing algorithm also and from the result it has decrease the power consumption by reducing the required number of virtual channels and better utilization of network resources. Also, the simplicity of the router (less buffering and switching hardware complexity) could well pay off for the slightly increased inter-IP distance and result in a slightly lower performance when compared to the torus. 
E. Discussion
Based on Gu [14] , the best method to increase the resource utilization is by not wasted any links that fails to obtain further links to the destination due to contention. So Gu has used a method called HTHR to release the occupied resources and recycle the established path to other packets. This has helps to reduce the blocking rate and fully utilize the partial established connection which improve the delay and increased the throughput. However this method has introduced new problem which is additional energy due to waiting in the recycle buffer.
Based on Lee [1] , the best method to decrease path collisions is by using rollback scheme. Where the packet can rollback if the destination port is blocked. But it introduce more energy consumption due to the scheme. So one of the alternative to decrease path collisions is by choosing the path based on heuristics or evolutionary algorithm that are used to choose the path not just based on the shortest path but choosing the most optimal path. Based on [3] , [20] and [21] they used a method that can optimally chose a path and they gain less delay.
Lin liu [2] and Assad Abbas [17] has both wrote a paper on reducing the power consumption and has conclude that adaptive routing is one of the method to reduce power consumption by using the adaptive way which means the routing algorithm has to know the information before it starts to route. This is the best method to be used to reduce the power consumption in HONoC.
F. Conclusion
HONOC has been one of the best solution to improve the problem of traditional NoC and also the bus system in the processor. Its combination of optical interconnection to send large messages that require high bandwidth and electrical interconnection to send short messages and to control optical network has shown greater performance than the traditional NoC. There are a few problems in HONoC that still need to be cater to improve the performance such as the path collisions that has increase the delay, the less usage of resources and the high energy consumption in HONoC. Although the power consumption are still less compared to electrical HONoC but it still need to be cater in case the processor become larger.
The outcome of this review can aid researchers in developing a technique to solve delay and to increase throughput in HONoC. To implement the research, we need to know current techniques that are possible to solve the three main problems stated above. Existing algorithm will be developed and compared with the results collected to develop the proposed algorithm.
